Design of 10-bit Digital to Analog Converter Using Cascaded Operational Amplifier Topology
نویسندگان
چکیده
This paper proposes an approach for designing a R-2R 10 bit Digital to Analog Converter (DAC) which could be made to operate at low voltage supply by efficiently exploiting the cascaded Operational Amplifier (Op-Amp) architecture. The DAC operates at a 3V power supply with a settling time of 50-100ns , dynamic range of around 50-60 dB for signals upto a frequency of 10Mhz. Graph & simulation results are provided to verify the stability of the Op-Amp used in DAC.
منابع مشابه
A Fully Differential CMOS Telescopic Operational Amplifier with Class AB Output Stage
The design of a fully differential CMOS transconductance operational amplifier is presented. Topology selection, compensation, biasing, and common mode feedback are discussed. Design analysis and simulations are presented demonstrating that the amplifier exceeds the specifications for application in the first stage of a 13-bit pipelined A/D converter, while dissipating an average of 66 mW of po...
متن کاملDesign Of Cascaded Analog-To-Digital Converter By Using Voltage Controlled Oscillator
In this paper, we present analysis on the operation and architecture of the voltage controlled oscillator (VCO)based ADC is presented. The VCO-based quantizer is analyzed for two different architectures, one using a frequency-todigital converter (FDC) the other a time-to-digital converter (TDC). The advantages of quantizing the first-stage residue in time domain versus with a voltage domain are...
متن کاملComparative Analysis of Two Op-Amp Topologies for a 40MS/s 8-bit Pipelined ADC in 0.18μm CMOS Technology
The performances of two full differential operational amplifiers (Op-Amps) telescopic and foldedcascode are evaluated to satisfy the stringent requirements on the amplifier to be used in a Multiplying Digitalto-Analog Converter (MDAC) stage of a pipelined ADC (Analog-to-Digital Converter). The paper shows the solutions found to reach high gain, wide bandwidth and short settling time without deg...
متن کاملDesign of a Pipelined 8 b 10 MSPS Analog To Digital Converter from System to OTA
This paper is a summary of the design process of an 8-bit 10MSPS pipelined analog to digital converter (ADC). The intended focus of the project was the design of the operational transconductance amplifier (OTA) that is the heart of the switched capacitor circuits that perform functions such as sampleand-hold and amplification by 2. It is the performance of these functional blocks that determine...
متن کاملNew Switched-Capacitor Pipelined ADC
The paper deals with a new 12-bit low power switched-capacitor (SC) ADC for portable applications, such PDA, notebook etc. The paper describes design of ADC and its behavioural modelling regarding low power consumption. The Op-Amp sharing technique and capacitor scaling approach are utilized to obtain it. The basic block topology design is outlined too. The cancellation techniques to avoid the ...
متن کامل